High Speed 15 ns 4 Mbits SRAM for Space Application
نویسندگان
چکیده
A high speed 15 ns 4 Mbits asynchronous SRAM, 500 Astand-by current, 300 Krads total dose tolerant, has been developed for space applications, using a hardened 0.25 micron 4 layers metal full CMOS process. A hierarchical organisation per IO bits has been used to achieve high speed as well as low dynamic consumption, also suited for simple SEU (single event upset) induced error corrections, allowing mitigation with classical EDAC corrector. The product operates within 3 to 3.6V, and ambient temperature from -55 to +125 ̊C. A high density die size of 68,3 mm2 allows the use of a specific 36-pins dual in line flat pack package with a 500 mils width, making this product very competitive against SEU hardened chips. Sucessful silicon results are presented as well as radiation tests up to 300 Krads.
منابع مشابه
A COST-EFFECTIVE VLSI ARCHITECTURE FOR HIGH-THROUGHPUT SEQUENTIAL DECODER - Circuits and Systems, 1996., ISCAS '96, 'Connecting the World'., 1996 IEEE International Symposium
This paper presents a new VLSI solution for high-speed digital communications based on long-constraint convolntional codes. The proposed VLSI architecture implements a modified sorter-based sequential decoding algorithm with an achievable maximum decoding rate of 25 Mbits/s. Unlike i ts previous version based on shiftable content addressable memory (SCAM) only, path recording is now implemented...
متن کاملStatic Noise Margin Analysis of SRAM Cell for High Speed Application
This paper presents the different types of analysis such as noise, voltage, read margin and write margin of Static Random Access Memory (SRAM) cell for high-speed application. The design is based upon the 0.18 μm CMOS process technology. Static Noise Margin (SNM) is the most important parameter for memory design. SNM, which affects both read and write margin, is related to the threshold voltage...
متن کاملA 4-ns 4K 1-bit two-port BiCMOS SRAM
T’fris paper introduces a two-port BiCMOS static memory cell that combines ECL-level word-linevoltageswingsandemitter-follower bit-line coupling with a static CMOS latch for data storage. With this cell, referred to as a CMOS storage emitter access (CSEA) cell, it is possible to achieve access times comparable to those of high-speed bipolar SRAM’S while preserving the high density and low power...
متن کاملVery Fast Recovery Word-line Voltage Regulator for Multilevel Nonvolatile Memories
A very fast recovery voltage regulator for large capacitive loads is presented. A feedback cascode technique is used to achieve high recovery speed when a previously discharged capacitance is connected to the regulator output. The design has been optimized for a word-line read voltage regulator for a 4-level (2-bit/cell) 32-Mcell Flash memory (64 Mbits). Computer simulations showed that recover...
متن کاملLow-Power SRAM and ROM Memories
Memories are a main concern in low-power and high-speed designs. In a processor based SoC (System on Chip), they limit most of the time the speed and are the main part of the power consumption. For SRAM memories in 0.25μm, several improved low-power techniques have been applied, such as divided word lines at word level, physically split bitlines and a new asymmetrical RAM cell. Furthermore, to ...
متن کامل